## Nicole C. Rodia

nrodia@stanford.edu	www.nicolerodia.com
Education	
Stanford University, Ph.D. Candidate, Electrical Engineering, 3.68 GPA	6/2011-Present
Stanford University, M.S., Electrical Engineering, 3.40 GPA	6/2011
Cornell University, B.S., Electrical & Computer Engineering, Cum Laude, 3.55 GPA	5/2009
Research and Technical Experience	
Research Assistant	1/2011-Present
Stanford University, Pervasive Parallelism Laboratory, Stanford, CA Advisor: Pro	ofessor Kunle Olukotun
- Designing cache and memory optimizations to improve parallel graph algorithm perfe	ormance
- Analyzed performance and data locality of parallel graph algorithms on multicore arc	hitectures using:
- Zsim multicore performance simulator; implemented additional cache measuremer	nts (C++)
- Processor performance counters using Performance API (PAPI) and Intel PCM	
<ul> <li>Reuse distance algorithm with partial sum optimization (C++)</li> </ul>	
- Helped implement and evaluate a parallel strongly connected components (SCC) algo	orithm for small-world
graphs; 5-29x speedups over sequential algorithm on 32 thread system [Hong, Rodia,	Olukotun; SC'13]
Research Intern	6/2014-9/2014
Intel Labs, Accelerator Architecture Lab, Hillsboro, OR	
- Characterized parallel graph analytics framework apps using CPU performance count	ters (Intel VTune)
- Identified inefficiencies in PageRank algorithm for GraphLab and Green-Marl analyti	cs frameworks
Research Intern	6/2012-9/2012
Pacific Northwest National Laboratory (PNNL), High Performance Computing Group, Ri	ichland, WA
- Studied performance of irregular and communication-intensive applications using GI	PGPU-Sim simulator
- Evaluated tradeoff between cache size and thread contexts; found performance benefi	t for L2 cache
Software Engineering Intern	6/2011-9/2011
Google Research, Mountain View, CA	
<ul> <li>Evaluated feasibility and performance of datacenter prototype device using networkin component evaluation, and datacenter server and prototype reliability analysis</li> </ul>	ng experiments,
Research Intern	6/2010-9/2010
MIT Lincoln Laboratory, Advanced Silicon Technology Group, Lexington, MA	6/2009-9/2009
- Designed full-custom CMOS layout for digital counter in infrared imager readout inte	egrated circuit (ROIC)
- Performed FPGA and wafer-based tests on infrared imager ROIC test chip to determi	ne functionality
- Documented custom ROIC design, including implementation details and functional s	schematics
• Circuit Design Co-op	5/2008-8/2008
Advanced Micro Devices (AMD), Sunnyvale, CA	8/2007-12/2007
<ul> <li>For next-generation x86-64 microprocessor chip:</li> </ul>	
- Designed physical circuits, including gate sizing, timing, placement, and schematic	drawing
- Evaluated RTL and circuit logical equivalence; analyzed noise, electromigration, por	wer, and timing
Programming Languages: C/C++, Python, Matlab, Verilog	
<u>University Service</u>	

•	Stanford Women in Electrical Engineering, Webmaster, Board Member	9/2010-9/2015
•	Stanford Splash! Program, Volunteer Teacher (8 sessions)	4/2010-4/2014